Serial No.: 10/003,134

Page 2 of 14

Claim Listing

This listing of claims will replace all prior versions, and listings, of claims in the

application:

1. (currently amended) A computer implemented method comprising:

receiving a plurality of descriptors at a controller, wherein the descriptors are

received in a first order and wherein each descriptor includes a command and a

memory address identifying a memory location external to the descriptor to which a

completion status of the command will be written upon completion of the command;

executing the command; and

upon completion of a command included in a respective descriptor, writing a

completion status value for the command to the memory address external to the

respective descriptor;

wherein at least some of the descriptors comprise commands executed by one of

multiple encryption units implementing different respective encryption algorithms.

2. (cancelled)

3. (previously presented) The computer implemented method of claim 1 wherein

the memory address included in the descriptor is an absolute address.

Serial No.: 10/003,134

Page 3 of 14

4. (previously presented) The computer implemented method of claim 1 wherein

the memory address included in the descriptor is an offset from a base memory

address.

5. (cancelled).

6. (original) The computer implemented method of claim 1 wherein the

commands are grouped into categories, and the completion status of commands in

each category are written to different blocks of memory locations.

7. (original) The computer implemented method of claim 6 wherein the

commands are grouped into categories depending on their execution times.

8. (original) The computer implemented method of claim 6 wherein the

commands are grouped into categories depending on which of a plurality of resources

executes them.

9. (original) The computer implemented method of claim 6 wherein each block of

memory comprises a plurality of memory locations.

10. (original) The computer implemented method of claim 6 wherein each block

of memory comprises a single memory location.

Serial No.: 10/003,134

Page 4 of 14

11. (original) The computer implemented method of claim 1 wherein the value to

be written indicates the command's original location.

12. (currently amended) An article of manufacture comprising:

a machine-readable medium having instructions stored thereon to:

receive a plurality of descriptors at a controller, wherein the descriptors are

received in a first order and wherein each descriptor includes a command and a

memory address identifying a memory location external to the descriptor to which a

completion status of the command will be written upon completion of the command;

execute the command; and

upon completion of a command included in a respective descriptor, write a

completion status value for the command to the memory address external to the

respective descriptor;

wherein at least some of the descriptors comprise commands executed by one of

multiple encryption units implementing different respective encryption algorithms.

13. (cancelled)

14. (previously presented) The article of manufacture of claim 12 wherein the

memory address included in the descriptor is an absolute address.

15. (previously presented) The article of manufacture of claim 12 wherein the

memory address included in the descriptor is an offset from a base memory address.

Serial No.: 10/003,134

Page 5 of 14

16. (previously presented) The article of manufacture of claim 12 wherein the

value to be written indicates the command's original location.

17. (original) The article of manufacture of claim 12 wherein each command is

stored in a first memory location, and the completion status of each command is written

to a second memory location different from the first memory location.

18. (original) The article of manufacture of claim 12 wherein the commands are

grouped into categories, and the completion status of commands in each category are

written to different blocks of memory locations.

19. (original) The article of manufacture of claim 18 wherein the commands are

grouped into categories depending on their execution times.

20. (original) The article of manufacture of claim 18 wherein the commands are

grouped into categories depending on which of a plurality of resources executes them.

21. (original) The article of manufacture of claim 18 wherein each block of

memory comprises a plurality of memory locations.

22. (original) The article of manufacture of claim 12 wherein each block of

memory comprises a single memory address.

Serial No.: 10/003,134

Page 6 of 14

23. (currently amended) An apparatus comprising:

a controller to accept a plurality of descriptors, wherein the descriptors are

received in a first order and wherein each descriptor includes a command and a

memory address identifying a memory location external to the descriptor to which a

completion status of the command will be written upon completion of the command;

executing the command; and

upon completion of a command included in a respective descriptor, writing a

completion status for value the command to the memory address external to the

respective descriptor;

wherein at least some of the descriptors comprise commands executed by one of

multiple encryption units implementing different respective encryption algorithms;

wherein the controller comprises the multiple encryption units; and

wherein the multiple encryption units comprise (1) an Advanced Encryption

Standard (AES) encryption engine; and (2) a Data Encryption Standard (DES) engine.

24. (cancelled)

25. (original) The apparatus of claim 23 wherein the commands are grouped into

categories, and wherein the completion status of commands in each category are

written to different blocks of memory locations.

Serial No.: 10/003,134

Page 7 of 14

26. (original) The apparatus of claim 25 wherein each block of memory locations

comprises a plurality of memory locations.

27. (original) The apparatus of claim 25 wherein each block of memory locations

comprises a single memory location.

28. (previously presented) A system comprising

a controller to accept a plurality of descriptors, wherein the descriptors are

received in a first order and wherein each descriptor includes a command and a

memory address identifying a memory location external to the descriptor to which a

completion status of the command will be written upon completion of the command;

a plurality of computational units, wherein the units execute commands from the

respective descriptors; and

a memory providing the memory locations,

wherein upon completion of a command included in a respective descriptor, the

controller writes a respective completion status value for the command to the memory

address external to the respective descriptor.

29. (cancelled) .

30. (original) The system of claim 28 wherein the commands are grouped into

categories, and the completion status of commands in each category are written to

different blocks of memory locations.

Serial No.: 10/003,134

Page 8 of 14

31. (original) The system of claim 30 wherein each block of memory locations

comprises a plurality of memory locations.

32. (original) The system of claim 30 wherein each block of memory locations

comprises a single memory location.

33. (previously presented) A computer implemented method comprising:

issuing a plurality of descriptors to a controller, each operation descriptor

comprising a command; and

initiating executing the commands in a first order; and

indicating a completion status of each command, as each command completes,

in the order that it completes, which is different from the first order;

wherein at least some of the descriptors comprise commands executed by one of

multiple encryption units implementing different respective encryption algorithms;

wherein the controller comprises the multiple encryption units; and

wherein the multiple encryption units comprise (1) an Advanced Encryption

Standard (AES) encryption engine; and (2) a Data Encryption Standard (DES) engine.

34. (previously presented) The computer implemented method of claim 33

wherein each descriptor further comprises a memory address identifying a memory

location to which the completion status for its respective command will be written, and a

Serial No.: 10/003,134

Page 9 of 14

value representing the completion status to be written upon completion of its respective

command.

35. (cancelled).

36. (previously presented) The computer implemented method of claim 1

wherein each descriptor comprises a value to be written to the memory address

identifying a memory location external to the descriptor upon completion of the

command of the descriptor.

37. (previously presented) The computer implemented method of claim 1

wherein writing a second completion status to a memory address external to a

second descriptor occurs prior to writing a first completion status to a memory external

to a first descriptor; and

wherein execution of a command in the first descriptor is initiated before

execution of a command in the second descriptor is initiated.

38. (cancelled).

39. (previously presented) The article of manufacture of claim 12 wherein each

descriptor comprises a value to be written to the memory address identifying a memory

location external to the descriptor upon completion of a command of the descriptor.

Serial No.: 10/003,134

Page 10 of 14

40. (previously presented) The article of manufacture of claim 12 wherein

writing a second completion status to a memory address external to a second descriptor

occurs prior to writing a first completion status to a memory address external to a first

descriptor and wherein execution of a command in the first descriptor is initiated before

execution of a command in the second descriptor is initiated.

- 41. (cancelled).
- 42. (cancelled).
- 43. (cancelled).

44. (previously presented) The apparatus of claim 25 wherein each descriptor

comprises a value to be written to the memory address identifying a memory location

external to the descriptor upon completion of the command.

45. (previously presented) The apparatus of claim 25 wherein the controller

comprises logic to write a second completion status to a memory address external to a

second descriptor prior to writing a first completion status to a memory address external

to a first descriptor and wherein the controller comprises logic to execute a command in

the first descriptor is initiated before execution of a command in the second descriptor is

initiated.

46. (previously presented). The apparatus of claim 30

Serial No.: 10/003,134

Page 11 of 14

wherein at least some of the descriptors comprise commands executed by one of

multiple encryption units implementing different respective encryption algorithms.

47. (previously presented) The apparatus of claim 30 wherein each descriptor

comprises a value to be written to the memory address identifying a memory location

external to the descriptor upon completion of the command of the descriptor.

48. (previously presented) The apparatus of claim 30 wherein the controller

comprises logic to write a second completion status to a memory address external to a

second descriptor prior to writing a first completion status to a memory address external

to a first descriptor and wherein the controller comprises logic to initiate execution of a

command in the first descriptor before initiating execution of a command in the second

descriptor.